ABSTRACT In this paper, tunnel FETs (TFET) with different gate dielectrics are studied. The effects of gate dielectric constant in the TFET are investigated with qualitative analysis and numerical simulations. The regulation of gate-channel coupling and the modulation of electric field at the tunnel junction both contribute to the carrier tunneling in TFETs. The dominant one is determined by the topology of the channel material. A uniform high-κ gate dielectric has a detrimental effect in 2-D TFETs, in contrary to the beneficial effect in body TFETs. Thus, the dual effects should be accounted in TFETs gate dielectric optimization considering the topology of the channel material.
I. INTRODUCTION
Tunnel Fet (TFET) is supposed to be the leading option for beyond-CMOS electronic devices [1] . TFETs with low dimensional materials (the CNT and 2D materials) [2] , [3] as well as body materials [4] - [8] have drawn much attention from the research community. Gate dielectric engineering [4] - [10] has been performed to increase the on current (I on ) and reduce the leakage current (I amb ) of TFETs.
It is widely accepted that the TFET performance can be boosted with the high-κ gate oxide due to strong gatechannel coupling [3] , [5] . However, further research shows that the gate oxide, with a combination of high-κ and low-κ materials, provides a better performance than the high-κ only gate oxide in both body TFETs [4] , [6] - [8] and 2D TFETs [9] , [10] . It can be inferred that, in additional to the beneficial effect, there is a detrimental effect of the increased gate dielectric constant ε in TFETs at least within a certain region.
In this work, the operating principle of the dual effects of ε in TFETs is analyzed. Different mechanisms are investigated with numerical simulations. To our knowledge, for the first time it is found that the overall effect of ε is dependent on the channel material topology, and it exhibits a detrimental effect with a uniform high-κ gate oxide in CNT TFETs and 2D TFETs.
II. OPERATING PRINCIPLES
The beneficial effect of high-κ gate material in TFETs is supposed due to increased gate-channel coupling [3] , [5] . In addition to the gate-channel coupling regulation, there is a detrimental effect of a large ε on the tunnel probability T with a different mechanism [7] , [8] . In the previous work with the combination of high-κ and low-κ materials, it was explained with the fringing field [7] , [8] . In this work, a new explanation applicable to the uniform gate dielectric structure will be given providing some new physical insights.
Take the source-channel junction (SCJ) for example, there are capacitances (Fig. 1 ) between each two of the gate (G), the source (S), and the channel (C). All these capacitances will be affected by ε. The gate-channel coupling strength is determined by C GC , and the beneficial effect of the high-κ structure can be understood with C GC . On the other hand, T is very sensitive to the band bending abruptness at the SCJ. The influences of ε on C GS and C SC also notably affect the device performance. It can be started from the Gauss's law
where E is the electric field, and ρ the charge density. For a given charge distribution profile, a smaller ε implies a fast changing electric field, and a larger ε means a gentlysloping electric field. The 1D band-to-band tunnel (BTBT) model [11] shows that T is a monotonically increasing function of E as
with B as the material parameter. Therefore, the carrier tunneling can be enhanced with a fast changing electric field and a smaller ε (low-κ material), and weakened with a slow changing electric field and a larger ε (high-κ material). Distinguishing this from the gate-channel coupling regulation, it is referred to as the electric field effect at the tunnel junction of ε on TFETs, and junction electric field effect for short.
III. NUMERICAL SIMULATION AND ANALYSIS
TFETs with different gate oxide structures are simulated with NanoTCAD ViDES [12] , [13] . As depicted in Fig. 1 , the CNT is used as the channel material. The source and drain are doped with P+ and N+ respectively, whereas the channel is intrinsic. The CNT is covered with a gate oxide layer.
Carrier tunneling happens at both the junctions. The tunnel at the SCJ determines I on , which is beneficial, whereas the tunnel at the channel-drain junction (CDJ) causes the leakage current I amb , which is unwanted. As shown in Fig. 1 , a low-κ window is used at the SCJ area to increase the junction electric field and tunnel probability, and a high-κ window at the CDJ to reduce the unintended channel-drain tunnel. The default parameters are as follows. A (13, 0) nanotube of 100 nm length and 1 nm diameter is used. The gate oxide thickness (t ox ) is 1 nm. The length of the source (L s ), drain (L d ), and channel (L c ) are 25 nm, 25 nm, and 50 nm, respectively. The low-κ window covers the SCJ to the source side (d1) with 2 nm, and to the channel side (d2) with 2 nm. The high-κ window covers the CDJ to the channel side (d3) with 5 nm, and to the drain side (d4) with 20 nm. The source is doped with a molecular fraction (D s ) of 6 × 10 −3 , and the drain with (D d ) 6 × 10 −4 to restrain ambipolar conductivity. 
A. THE JUNCTION ELECTRIC FIELD EFFECT
To verify the impacts of dielectric materials on the TFET performances due to the junction electric field effect, TFETs with four different structures of gate oxide are simulated: 1) Only SiO 2 as the gate oxide; 2) Only HfO 2 as the gate oxide; 3) HfO 2 as the gate oxide, and a window at the SCJ replaced with SiO 2 ; 4) SiO 2 as the gate oxide, and a window at the CDJ replaced with HfO 2 . These four configurations are hereafter referred to as the low-κ, the high-κ, the low-κ window, and the high-κ window structures respectively.
The obtained transfer curves and electric field profiles of different structures are shown in Fig. 2 . Compared with the high-κ structure, the low-κ window structure differs only in the gate dielectric of the low-κ window near the SCJ. It can be observed that the electric field differs only near the SCJ, and that the increase in the I on of low-κ window structure is much more than that of the high-κ structure with a similar I amb . It can be confirmed that the increased I on is caused by the increased electric field at the SCJ, which is due to decreased ε of the gate oxide in the low-κ window. Similar analysis can be performed with a comparative study of the other structures.
Moreover, the effects of the ε values of the low-κ/high-κ window regions on the on/leakage current are depicted in Fig. 3 . Both I on and I amb decrease monopoly with the increase of the ε due to the junction electric field effect.
The effect of ε on the electric field at the tunnel junction can also be understood with the principle of the capacitance (C j ) of a PN junction. The on state net charge distributions and the energy band diagrams around the SCJ of the low-κ 446 VOLUME 4, NO. 6, NOVEMBER 2016 window structure are shown in Fig. 4 . For simplicity, here we consider the gate and the channel in a whole as the channel can be viewed as electrically doped. The source side can be regarded as a half side of a normal PN junction. The C j value means the coupling between the two sides of the junction, and measures the amount of the mirrored net charge due to the coupling. With the increase of ε value in the low-κ window, the C j value increases. As a result, the (source side) deplete charge density increases, and the (source side) space charge width increases as shown in Fig. 4 . The net charge profiles are self-consistent with the band diagrams. The increased (source side) space charge width means the (source side) band diagrams deviate from the flat band at a larger distance from the junction as depicted in Fig. 4 . Therefore, the (source side) band slope abruptness decreases, resulting in a smaller electric field, and a smaller tunnel probability. 
B. THE JUNCTION ELECTRIC FIELD EFFECT IN DIFFERENT MATERIALS
The simulation results differ remarkably from those of the previous work. In silicon TFETs [4] , [5] , both I on and I amb are larger in the high-κ structures than those in the low-κ structures. But in CNT TFETs, as shown in Fig. 2 , both I on and I amb are smaller in the high-κ structure than those in the low-κ structure. The overall effect of a larger ε on carrier tunneling is beneficial in silicon TFETs in contrast to the junction electric field effect (but consistent with the gate-channel coupling modulation), whereas it is detrimental in CNT TFETs, which is consistent with the junction electric field effect. It thus follows that the overall effects of dielectric permittivity ε in TFETs are dependent on the channel material.
As shown in Fig. 5 (a) , here we categorize the channel materials to the body tunnel material (3D TFETs) and the surface tunnel material (CNT TFETs, and 2D TFETs, such as graphene, MoS 2 , WSe 2 [10] ) according to the topology. In body tunnel materials, tunnel happens inside the body with an intrinsic uniform permittivity ε body . But in surface tunnel materials, the role of ε body is trivial compared to ε top /ε bottom of the gate dielectrics above and below the tunneling layer.
As shown in Fig. 5 (a) , C j can be viewed three capacitances (C j,top , C j,body and C j,bottom ) in parallel. ε top /ε bottom will notably affects the value of C j as the thickness of the tunneling layer is very small in the surface tunnel material. Take the C j around the SCJ for example, ε top /ε bottom has impacts on C GS and C SC . Both C GS and C SC can influence the source side space charge distribution, junction abruptness, electric field and the tunnel probability. Therefore, ε top /ε bottom of the dielectric above and below the tunneling layer can affect the carrier tunneling inside the layer, and this effect would be more important in the surface tunnel material than the body tunnel material. For TFETs with the body tunnel material like silicon, the uniform permittivity of the bulk material (ε body= ε silicon )will dampen the junction electric effect of the gate dielectric (ε top /ε bottom ). To study this effect in TFETs of body tunnel materials, the stack gate oxide structure is simulated, as shown in Fig. 5 (b) . The gate oxide consists of two layers, an internal stack layer of SiO 2 around the nanotube, and an external layer with the high-κ/low-κ window structure. Now, the tunnels happen inside the internal layer of SiO 2 with a uniform permittivity ε SiO2 as an emulation of ε body . The physical thickness of the two layers is 1 nm, and that of the internal SiO 2 layer is 0.5 nm. The transfer curves of the gate stack structure are shown in Fig. 6 . Similar pattern can be observed. It means the carrier tunneling inside the body can also be affected by the junction electric field effect. Thus the junction electric field effect is applicable in the body tunnel material.
Graphene nanoribbon (GNR) is a widely used vehicle for 2D TFETs investigation. The GNR TFETs are simulated as shown in Fig. 7 . The obtained results are similar to the CNT TFETs that the high-κ only structure exhibits an overall detrimental effect on the carrier tunneling, which is consistent with the above analysis of surface tunnel materials.
C. THE GATE-CHANNEL COUPLING CONTRIBUTION
The on/leakage current as a function of the low-κ/high-κ window size is depicted in Fig. 8 . It can be observed that the high-κ window needs to be large enough (with d3, d4) to cover the CDJ region to reduce I amb . I on will be mostly restrained if d1 is 0, and it will be the largest if d2 is 0. The dependence of I on on d1 is consistent with the junction electric field effect. But the relation between I on and d2 is contrary to it.
The on state energy diagrams of low-κ window structure with different lengths of d2 are shown in Fig. 9 . With the 448 VOLUME 4, NO. 6, NOVEMBER 2016 decrease of d2, the energy band under the gate is pushed downwards near the SCJ. It makes the band diagram around the SCJ more abrupt leading to a higher I on . In other words, the energy band is better controlled by the gate due to increased length of the overlap region between the gate and the high-κ oxide [4] . The dependence of I on on d2 can be ascribed to the gate-channel coupling enhancement of the high-κ material. It can also be understood with the principle of capacitances. The decrease of d2 increase both the Cj (via C GS and C SC ) and C GC . The former (corresponding to the junction electric field effect) results in a smaller E and thus a smaller T. But the latter causes a strong gate-channel coupling. Here the gate-channel coupling enhancement effect has shielded the former one. And the SCJ depletion charge profiles under the gate (Fig. 4) is also due to the combination of the dual effects on Cj (C GS , C SC ) and C GC , respectively.
That is to say, the gate-channel coupling modulation also contributes in the surface tunnel material even the overall effect is determined by the junction electric filed effect.
IV. DISCUSSION
In summary, the role of ε in the TFET consists of the dual effects on carrier tunneling: 1) the junction electric field effect, and 2) the gate-channel coupling effect. The two are mutually contradictory. A high-κ dielectric is detrimental to carrier tunneling due to the first effect, and is beneficial due to the second one.
The overall effect of gate dielectric constant is dependent on the channel material topology. In body TFETs, between the two effects, the gate-channel coupling effect is the dominant one and the junction electric field effect is the subordinate one. In CNT TFETs and 2D TFETs, the reverse can be true. As a result, a uniform high-κ gate dielectric exhibits a detrimental effect in 2D TFETs, in contrary to the beneficial effect in body TFETs.
Therefore, both the two effects need to be accounted in gate dielectric optimization considering the topology of the channel material. For example, to reduce the harmful tunnel around the CDJ, the high-κ material should be used in CNT TFETs and 2D TFETs, but the low-κ material in body TFETs [4] .
V. CONCLUSION
The dual effects of gate dielectric constant ε on TFETs are studied. The contributions of the junction electric field effect and the gate-channel coupling effect are analyzed. The two are mutually contradictory, and the dominant one between the two is determined by the topology of the channel material. The dual effects needs to be accounted in simultaneous in the TFET gate dielectric optimization. 
